

APPLICATIONS OF THE 8212 — FOR MICROCOMPUTER SYSTEMS

- Basic schematic symbols
- Gated buffer
- Bidirectional bus driver
- Interrupting input port

Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output

- Interrupt instruction port
- Output port
- 8080A status latch
- 8085A address latch

Bidirectional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS1 on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.




Figure 4. Bidirectional Bus Driver




Figure 2. Basic Schematic Symbols

Gated Buffer (3-State)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic DS1 and DS2. When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.




Figure 3. Gated Buffer (3-State)

Interrupting Input Port

This use of an 8212 is that of a system input port, that accepts a strobe from the system input source, which in turn clears the service request flip-flop, and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true—and causes the system input data onto the data bus, enabling the system input data onto the data bus.




Figure 5. Interrupting Input Port

Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt bus acknowledgement signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS1 could be used to multiplex a variety of interrupt instruction ports onto a common bus).




Figure 6. Interrupt Instruction Port

Output Port (With Handshaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. (DS1·DS2)




Figure 7. Output Port (With Handshaking)

8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.




Figure 8. 8080 Status Latch

8085A Low-Order Address Latch

The 8085A microprocessor uses a multiplexed address/data bus that contains the low order 8-bits of address information during the first part of a machine cycle. The same bus contains data at a later time in the cycle. An address latch enable (ALE) signal is provided by the 8085A to be used by the 8212 to latch the address so that it may be available through the whole machine cycle. Note: In this configuration, the MODE input is tied high, keeping the 8212's output buffers turned on at all times.




Figure 9. 8085A Low-Order Address Latch

ABSOLUTE MAXIMUM RATINGS*

Temperature under bias plastic.....	0°C to 75°C
Storage temperature.....	0°C to 75°C
All output or supply voltages.....	-0.5V to +7V
All input voltages.....	-1.0V to +5.5V
Output currents.....	100 mA

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.




D.C. CHARACTERISTICS

$T_A = 0^{\circ}\text{C}$ to $+75^{\circ}\text{C}$ $V_{CC} = +5\text{V} \pm 5\%$




Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Load Current ACK, DS ₁ , CR, DI ₁ -DI ₈ Inputs			-.25	mA	$V_F = .45\text{V}$
I_F	Input Load Current MD Input			-.75	mA	$V_F = .45\text{V}$
I_F	Input Load Current DS ₁ Input			-1.0	mA	$V_F = .45\text{V}$
I_R	Input Leakage Current ACK, DS, CR, DI ₁ -DI ₈ Inputs			10	μA	$V_R \leq V_{CC}$
I_R	Input Leakage Current MO Input			30	μA	$V_R \leq V_{CC}$
I_R	Input Leakage Current DS Input			40	μA	$V_R \leq V_{CC}$
V_C	Input Forward Voltage Clamp			-1	V	$I_C = -5\text{ mA}$
V_{IL}	Input "Low" Voltage			.85	V	
V_{IH}	Input "High" Voltage			2.0	V	
V_{OL}	Output "Low" Voltage			.45	V	$I_{OL} = 15\text{ mA}$
V_{OH}	Output "High" Voltage	3.65	4.0		V	$I_{OH} = -1\text{ mA}$
I_{SC}	Short Circuit Output Current	-15	-75		mA	$V_O = 0\text{V}, V_{CC} = 5.0\text{V}$
I_O	Output Leakage Current High Impedance State			20	μA	$V_O = .45\text{V}/5.25\text{V}$
I_{CC}	Power Supply Current	90	130		mA	

TYPICAL CHARACTERISTICS


INPUT CURRENT VS. INPUT VOLTAGE

OUTPUT CURRENT VS.
OUTPUT "HIGH" VOLTAGEDATA TO OUTPUT DELAY
VS. TEMPERATURE

OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE

DATA TO OUTPUT DELAY
VS. LOAD CAPACITANCEWRITE ENABLE TO OUTPUT DELAY
VS. TEMPERATURE

TIMING DIAGRAM



A.C. CHARACTERISTICS

 $T_A = 0^\circ C \text{ to } +75^\circ C, V_{CC} = +5V \pm 5\%$

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t_{pw}	Pulse Width	25			ns	
t_{pd}	Data To Output Delay		30		ns	
t_{we}	Write Enable To Output Delay		40		ns	
t_{st}	Data Setup Time	15			ns	
t_h	Data Hold Time	20			ns	
t_r	Reset To Output Delay		40		ns	
t_s	Set To Output Delay		30		ns	
t_e	Output Enable/Disable Time		45		ns	
t_c	Clear To Output Delay		55		ns	

CAPACITANCE*

 $F = 1 \text{ MHz}, V_{BIAS} = 2.5V, V_{CC} = +5V, T_A = 25^\circ C$

Symbol	Test	LIMITS	
		Typ.	Max.
C_{IN}	DS_1 MD Input Capacitance	9 pF	12 pF
C_{IN}	DS_2 , CK, ACK, DI ₁ -DI ₈ Input Capacitance	5 pF	9 pF
C_{OUT}	DO ₁ -DO ₈ Output Capacitance	8 pF	12 pF


*This parameter is sampled and not 100% tested.

SWITCHING CHARACTERISTICS

Conditions of Test

Input Pulse Amplitude = 2.5 V

Input Rise and Fall Times 5 ns

Between 1V and 2V Measurements made at 1.5V
with 15 mA & 30 pF Test LoadTest Load
15mA & 30pF

* INCLUDING JIG & PROBE CAPACITANCE